Tutorial Session

Date：Oct.24，2023, Tuesday

Location：Hall 209, 2nd Floor, Platinum Hanjue Hotel, Nanjing

9:00-10:30	T-1 Low-Power ADCs with Time-Domain Techniques	Qiang Li University of Electronic Science and Technology of China, China
10:45-12:15	T-2 Hardware/Software Co-Design of Deep Learning Accelerators	Prof. Yiyu Shi University of Notre Dame, USA
13:30-15:00	T-3 Low-dimensional semiconductors for high performance, low power electronics	Prof. Yanqing Wu Peking University，China
15:00-16:30	T-4 Electronics and Optoelectronics Based on 2D Tellurium	Dr. Chaoliang Tan The University of Hong Kong, Hong Kong, China
16:45-18:15	T-5 Reliable In-memory Computing with Unreliable Devices and Circuits	Prof. Yu Cao University of Minnesota, USA

Prof. Huihua Yu (Conference Issue) Prof. FanYe (Paper Submission)

Email: asicon_org@fudan.edu.cn Email: fanye@fudan.edu.cn

Website Visits：

Search